Enhanced SOGI-PLL by one-cycle Fourier algorithm
نویسندگان
چکیده
منابع مشابه
Parallel Hybrid Active Power Filter for Static Reactive Power and Harmonics Compensation with Sogi-pll
In this paper, according to the lack of relevant studies based on reactive power compensation, the control method related to this subject has been investigated and applied to the Parallel Hybrid Active Power Filter (P-HAPF). Firstly, the dq base control algorithm is applied for harmonic compensation. Then, the reactive power compensation control which is supplied by active filter of hybrid acti...
متن کاملDeriving the Fast Fourier Algorithm by Calculation
This paper reports an explanation of an intricate algorithm in the terms of a potentially mechanisable rigorous-development method. It uses notations and techniques of Sheeran 1] and Bird and Meertens 2, 3]. We have claimed that these techniques are applicable to digital signal processing circuits, and have previously applied them to regular array circuits 4, 5, 6]. This paper shows that they c...
متن کاملPLL modeling and verification in a cycle-simulation environment
Recent advances in technology, computer architecture, and automated design environments have ushered in a new era of computer design in which large complex servers such as the S/390 G5 Parallel Enterprise ServerTM can be delivered with times to market once reserved for low-end systems such as single-user workstations and personal computers. Yet, the time to market is inversely proportional to c...
متن کاملDetermination of a jump by Fourier and Fourier-Chebyshev series
By observing the equivalence of assertions on determining the jump of a function by its differentiated or integrated Fourier series, we generalize a previous result of Kvernadze, Hagstrom and Shapiro to the whole class of functions of harmonic bounded variation. This is achieved without the finiteness assumption on the number of discontinuities. Two results on determination of ...
متن کاملAn All-Digital PLL for Frequency Multiplication by 4 to 1022 With Seven-Cycle Lock Time
An all-digital phase-locked loop (PLL) circuit in which resolution in the phase detector and digitally controlled oscillator (DCO) exactly matches the gate-delay time is presented. The pulse delay circuit is connected in a ring shape with 32 inverters (2 inverters). With the inverter gate-delay time as the time base, the pulse phase difference is detected simultaneously with the generation of t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Eletrônica de Potência
سال: 2021
ISSN: 1414-8862,1984-557X
DOI: 10.18618/rep.2021.1.0068